VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/CPUMDbg.cpp@ 80051

Last change on this file since 80051 was 80051, checked in by vboxsync, 6 years ago

Main: Kicking out raw-mode - CPUM*Hyper*(). bugref:9517
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 50.1 KB
Line 
1/* $Id: CPUMDbg.cpp 80051 2019-07-29 20:10:07Z vboxsync $ */
2/** @file
3 * CPUM - CPU Monitor / Manager, Debugger & Debugging APIs.
4 */
5
6/*
7 * Copyright (C) 2010-2019 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.215389.xyz. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*********************************************************************************************************************************
20* Header Files *
21*********************************************************************************************************************************/
22#define LOG_GROUP LOG_GROUP_DBGF
23#include <VBox/vmm/cpum.h>
24#include <VBox/vmm/dbgf.h>
25#include <VBox/vmm/apic.h>
26#include "CPUMInternal.h"
27#include <VBox/vmm/vm.h>
28#include <VBox/param.h>
29#include <VBox/err.h>
30#include <VBox/log.h>
31#include <iprt/thread.h>
32#include <iprt/string.h>
33#include <iprt/uint128.h>
34
35
36/**
37 * @interface_method_impl{DBGFREGDESC,pfnGet}
38 */
39static DECLCALLBACK(int) cpumR3RegGet_Generic(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
40{
41 PVMCPU pVCpu = (PVMCPU)pvUser;
42 void const *pv = (uint8_t const *)&pVCpu->cpum + pDesc->offRegister;
43
44 VMCPU_ASSERT_EMT(pVCpu);
45
46 switch (pDesc->enmType)
47 {
48 case DBGFREGVALTYPE_U8: pValue->u8 = *(uint8_t const *)pv; return VINF_SUCCESS;
49 case DBGFREGVALTYPE_U16: pValue->u16 = *(uint16_t const *)pv; return VINF_SUCCESS;
50 case DBGFREGVALTYPE_U32: pValue->u32 = *(uint32_t const *)pv; return VINF_SUCCESS;
51 case DBGFREGVALTYPE_U64: pValue->u64 = *(uint64_t const *)pv; return VINF_SUCCESS;
52 case DBGFREGVALTYPE_U128: pValue->u128 = *(PCRTUINT128U )pv; return VINF_SUCCESS;
53 case DBGFREGVALTYPE_U256: pValue->u256 = *(PCRTUINT256U )pv; return VINF_SUCCESS;
54 case DBGFREGVALTYPE_U512: pValue->u512 = *(PCRTUINT512U )pv; return VINF_SUCCESS;
55 default:
56 AssertMsgFailedReturn(("%d %s\n", pDesc->enmType, pDesc->pszName), VERR_IPE_NOT_REACHED_DEFAULT_CASE);
57 }
58}
59
60
61/**
62 * @interface_method_impl{DBGFREGDESC,pfnSet}
63 */
64static DECLCALLBACK(int) cpumR3RegSet_Generic(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
65{
66 PVMCPU pVCpu = (PVMCPU)pvUser;
67 void *pv = (uint8_t *)&pVCpu->cpum + pDesc->offRegister;
68
69 VMCPU_ASSERT_EMT(pVCpu);
70
71 switch (pDesc->enmType)
72 {
73 case DBGFREGVALTYPE_U8:
74 *(uint8_t *)pv &= ~pfMask->u8;
75 *(uint8_t *)pv |= pValue->u8 & pfMask->u8;
76 return VINF_SUCCESS;
77
78 case DBGFREGVALTYPE_U16:
79 *(uint16_t *)pv &= ~pfMask->u16;
80 *(uint16_t *)pv |= pValue->u16 & pfMask->u16;
81 return VINF_SUCCESS;
82
83 case DBGFREGVALTYPE_U32:
84 *(uint32_t *)pv &= ~pfMask->u32;
85 *(uint32_t *)pv |= pValue->u32 & pfMask->u32;
86 return VINF_SUCCESS;
87
88 case DBGFREGVALTYPE_U64:
89 *(uint64_t *)pv &= ~pfMask->u64;
90 *(uint64_t *)pv |= pValue->u64 & pfMask->u64;
91 return VINF_SUCCESS;
92
93 case DBGFREGVALTYPE_U128:
94 {
95 RTUINT128U Val;
96 RTUInt128AssignAnd((PRTUINT128U)pv, RTUInt128AssignBitwiseNot(RTUInt128Assign(&Val, &pfMask->u128)));
97 RTUInt128AssignOr((PRTUINT128U)pv, RTUInt128AssignAnd(RTUInt128Assign(&Val, &pValue->u128), &pfMask->u128));
98 return VINF_SUCCESS;
99 }
100
101 default:
102 AssertMsgFailedReturn(("%d %s\n", pDesc->enmType, pDesc->pszName), VERR_IPE_NOT_REACHED_DEFAULT_CASE);
103 }
104}
105
106
107/**
108 * @interface_method_impl{DBGFREGDESC,pfnGet}
109 */
110static DECLCALLBACK(int) cpumR3RegGet_XStateGeneric(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
111{
112 PVMCPU pVCpu = (PVMCPU)pvUser;
113 void const *pv = (uint8_t const *)&pVCpu->cpum.s.Guest.pXStateR3 + pDesc->offRegister;
114
115 VMCPU_ASSERT_EMT(pVCpu);
116
117 switch (pDesc->enmType)
118 {
119 case DBGFREGVALTYPE_U8: pValue->u8 = *(uint8_t const *)pv; return VINF_SUCCESS;
120 case DBGFREGVALTYPE_U16: pValue->u16 = *(uint16_t const *)pv; return VINF_SUCCESS;
121 case DBGFREGVALTYPE_U32: pValue->u32 = *(uint32_t const *)pv; return VINF_SUCCESS;
122 case DBGFREGVALTYPE_U64: pValue->u64 = *(uint64_t const *)pv; return VINF_SUCCESS;
123 case DBGFREGVALTYPE_U128: pValue->u128 = *(PCRTUINT128U )pv; return VINF_SUCCESS;
124 default:
125 AssertMsgFailedReturn(("%d %s\n", pDesc->enmType, pDesc->pszName), VERR_IPE_NOT_REACHED_DEFAULT_CASE);
126 }
127}
128
129
130/**
131 * @interface_method_impl{DBGFREGDESC,pfnSet}
132 */
133static DECLCALLBACK(int) cpumR3RegSet_XStateGeneric(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
134{
135 PVMCPU pVCpu = (PVMCPU)pvUser;
136 void *pv = (uint8_t *)&pVCpu->cpum.s.Guest.pXStateR3 + pDesc->offRegister;
137
138 VMCPU_ASSERT_EMT(pVCpu);
139
140 switch (pDesc->enmType)
141 {
142 case DBGFREGVALTYPE_U8:
143 *(uint8_t *)pv &= ~pfMask->u8;
144 *(uint8_t *)pv |= pValue->u8 & pfMask->u8;
145 return VINF_SUCCESS;
146
147 case DBGFREGVALTYPE_U16:
148 *(uint16_t *)pv &= ~pfMask->u16;
149 *(uint16_t *)pv |= pValue->u16 & pfMask->u16;
150 return VINF_SUCCESS;
151
152 case DBGFREGVALTYPE_U32:
153 *(uint32_t *)pv &= ~pfMask->u32;
154 *(uint32_t *)pv |= pValue->u32 & pfMask->u32;
155 return VINF_SUCCESS;
156
157 case DBGFREGVALTYPE_U64:
158 *(uint64_t *)pv &= ~pfMask->u64;
159 *(uint64_t *)pv |= pValue->u64 & pfMask->u64;
160 return VINF_SUCCESS;
161
162 case DBGFREGVALTYPE_U128:
163 {
164 RTUINT128U Val;
165 RTUInt128AssignAnd((PRTUINT128U)pv, RTUInt128AssignBitwiseNot(RTUInt128Assign(&Val, &pfMask->u128)));
166 RTUInt128AssignOr((PRTUINT128U)pv, RTUInt128AssignAnd(RTUInt128Assign(&Val, &pValue->u128), &pfMask->u128));
167 return VINF_SUCCESS;
168 }
169
170 default:
171 AssertMsgFailedReturn(("%d %s\n", pDesc->enmType, pDesc->pszName), VERR_IPE_NOT_REACHED_DEFAULT_CASE);
172 }
173}
174
175
176
177/**
178 * @interface_method_impl{DBGFREGDESC,pfnGet}
179 */
180static DECLCALLBACK(int) cpumR3RegSet_seg(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
181{
182 /** @todo perform a selector load, updating hidden selectors and stuff. */
183 NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
184 return VERR_NOT_IMPLEMENTED;
185}
186
187
188/**
189 * @interface_method_impl{DBGFREGDESC,pfnGet}
190 */
191static DECLCALLBACK(int) cpumR3RegGet_gdtr(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
192{
193 PVMCPU pVCpu = (PVMCPU)pvUser;
194 VBOXGDTR const *pGdtr = (VBOXGDTR const *)((uint8_t const *)&pVCpu->cpum + pDesc->offRegister);
195
196 VMCPU_ASSERT_EMT(pVCpu);
197 Assert(pDesc->enmType == DBGFREGVALTYPE_DTR);
198
199 pValue->dtr.u32Limit = pGdtr->cbGdt;
200 pValue->dtr.u64Base = pGdtr->pGdt;
201 return VINF_SUCCESS;
202}
203
204
205/**
206 * @interface_method_impl{DBGFREGDESC,pfnGet}
207 */
208static DECLCALLBACK(int) cpumR3RegSet_gdtr(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
209{
210 NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
211 return VERR_NOT_IMPLEMENTED;
212}
213
214
215/**
216 * @interface_method_impl{DBGFREGDESC,pfnGet}
217 */
218static DECLCALLBACK(int) cpumR3RegGet_idtr(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
219{
220 PVMCPU pVCpu = (PVMCPU)pvUser;
221 VBOXIDTR const *pIdtr = (VBOXIDTR const *)((uint8_t const *)&pVCpu->cpum + pDesc->offRegister);
222
223 VMCPU_ASSERT_EMT(pVCpu);
224 Assert(pDesc->enmType == DBGFREGVALTYPE_DTR);
225
226 pValue->dtr.u32Limit = pIdtr->cbIdt;
227 pValue->dtr.u64Base = pIdtr->pIdt;
228 return VINF_SUCCESS;
229}
230
231
232/**
233 * @interface_method_impl{DBGFREGDESC,pfnGet}
234 */
235static DECLCALLBACK(int) cpumR3RegSet_idtr(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
236{
237 NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
238 return VERR_NOT_IMPLEMENTED;
239}
240
241
242/**
243 * Determins the tag register value for a CPU register when the FPU state
244 * format is FXSAVE.
245 *
246 * @returns The tag register value.
247 * @param pFpu Pointer to the guest FPU.
248 * @param iReg The register number (0..7).
249 */
250DECLINLINE(uint16_t) cpumR3RegCalcFpuTagFromFxSave(PCX86FXSTATE pFpu, unsigned iReg)
251{
252 /*
253 * See table 11-1 in the AMD docs.
254 */
255 if (!(pFpu->FTW & RT_BIT_32(iReg)))
256 return 3; /* b11 - empty */
257
258 uint16_t const uExp = pFpu->aRegs[iReg].au16[4];
259 if (uExp == 0)
260 {
261 if (pFpu->aRegs[iReg].au64[0] == 0) /* J & M == 0 */
262 return 1; /* b01 - zero */
263 return 2; /* b10 - special */
264 }
265
266 if (uExp == UINT16_C(0xffff))
267 return 2; /* b10 - special */
268
269 if (!(pFpu->aRegs[iReg].au64[0] >> 63)) /* J == 0 */
270 return 2; /* b10 - special */
271
272 return 0; /* b00 - valid (normal) */
273}
274
275
276/**
277 * @interface_method_impl{DBGFREGDESC,pfnGet}
278 */
279static DECLCALLBACK(int) cpumR3RegGet_ftw(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
280{
281 PVMCPU pVCpu = (PVMCPU)pvUser;
282 PCX86FXSTATE pFpu = (PCX86FXSTATE)((uint8_t const *)&pVCpu->cpum + pDesc->offRegister);
283
284 VMCPU_ASSERT_EMT(pVCpu);
285 Assert(pDesc->enmType == DBGFREGVALTYPE_U16);
286
287 pValue->u16 = cpumR3RegCalcFpuTagFromFxSave(pFpu, 0)
288 | (cpumR3RegCalcFpuTagFromFxSave(pFpu, 1) << 2)
289 | (cpumR3RegCalcFpuTagFromFxSave(pFpu, 2) << 4)
290 | (cpumR3RegCalcFpuTagFromFxSave(pFpu, 3) << 6)
291 | (cpumR3RegCalcFpuTagFromFxSave(pFpu, 4) << 8)
292 | (cpumR3RegCalcFpuTagFromFxSave(pFpu, 5) << 10)
293 | (cpumR3RegCalcFpuTagFromFxSave(pFpu, 6) << 12)
294 | (cpumR3RegCalcFpuTagFromFxSave(pFpu, 7) << 14);
295 return VINF_SUCCESS;
296}
297
298
299/**
300 * @interface_method_impl{DBGFREGDESC,pfnGet}
301 */
302static DECLCALLBACK(int) cpumR3RegSet_ftw(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
303{
304 NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
305 return VERR_DBGF_READ_ONLY_REGISTER;
306}
307
308#if 0 /* unused */
309
310/**
311 * @interface_method_impl{DBGFREGDESC,pfnGet}
312 */
313static DECLCALLBACK(int) cpumR3RegGet_Dummy(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
314{
315 RT_NOREF_PV(pvUser);
316 switch (pDesc->enmType)
317 {
318 case DBGFREGVALTYPE_U8: pValue->u8 = 0; return VINF_SUCCESS;
319 case DBGFREGVALTYPE_U16: pValue->u16 = 0; return VINF_SUCCESS;
320 case DBGFREGVALTYPE_U32: pValue->u32 = 0; return VINF_SUCCESS;
321 case DBGFREGVALTYPE_U64: pValue->u64 = 0; return VINF_SUCCESS;
322 case DBGFREGVALTYPE_U128:
323 RT_ZERO(pValue->u128);
324 return VINF_SUCCESS;
325 case DBGFREGVALTYPE_DTR:
326 pValue->dtr.u32Limit = 0;
327 pValue->dtr.u64Base = 0;
328 return VINF_SUCCESS;
329 case DBGFREGVALTYPE_R80:
330 RT_ZERO(pValue->r80Ex);
331 return VINF_SUCCESS;
332 default:
333 AssertMsgFailedReturn(("%d %s\n", pDesc->enmType, pDesc->pszName), VERR_IPE_NOT_REACHED_DEFAULT_CASE);
334 }
335}
336
337
338/**
339 * @interface_method_impl{DBGFREGDESC,pfnSet}
340 */
341static DECLCALLBACK(int) cpumR3RegSet_Dummy(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
342{
343 NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
344 return VERR_DBGF_READ_ONLY_REGISTER;
345}
346
347#endif /* unused */
348
349/**
350 * @interface_method_impl{DBGFREGDESC,pfnGet}
351 */
352static DECLCALLBACK(int) cpumR3RegGet_ymm(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
353{
354 PVMCPU pVCpu = (PVMCPU)pvUser;
355 uint32_t iReg = pDesc->offRegister;
356
357 Assert(pDesc->enmType == DBGFREGVALTYPE_U256);
358 VMCPU_ASSERT_EMT(pVCpu);
359
360 if (iReg < 16)
361 {
362 pValue->u256.DQWords.dqw0 = pVCpu->cpum.s.Guest.pXStateR3->x87.aXMM[iReg].uXmm;
363 pValue->u256.DQWords.dqw1 = pVCpu->cpum.s.Guest.pXStateR3->u.YmmHi.aYmmHi[iReg].uXmm;
364 return VINF_SUCCESS;
365 }
366 return VERR_NOT_IMPLEMENTED;
367}
368
369
370/**
371 * @interface_method_impl{DBGFREGDESC,pfnSet}
372 */
373static DECLCALLBACK(int) cpumR3RegSet_ymm(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
374{
375 PVMCPU pVCpu = (PVMCPU)pvUser;
376 uint32_t iReg = pDesc->offRegister;
377
378 Assert(pDesc->enmType == DBGFREGVALTYPE_U256);
379 VMCPU_ASSERT_EMT(pVCpu);
380
381 if (iReg < 16)
382 {
383 RTUINT128U Val;
384 RTUInt128AssignAnd(&pVCpu->cpum.s.Guest.pXStateR3->x87.aXMM[iReg].uXmm,
385 RTUInt128AssignBitwiseNot(RTUInt128Assign(&Val, &pfMask->u256.DQWords.dqw0)));
386 RTUInt128AssignOr(&pVCpu->cpum.s.Guest.pXStateR3->u.YmmHi.aYmmHi[iReg].uXmm,
387 RTUInt128AssignAnd(RTUInt128Assign(&Val, &pValue->u128), &pfMask->u128));
388
389 }
390 return VERR_NOT_IMPLEMENTED;
391}
392
393
394/*
395 *
396 * Guest register access functions.
397 *
398 */
399
400/**
401 * @interface_method_impl{DBGFREGDESC,pfnGet}
402 */
403static DECLCALLBACK(int) cpumR3RegGstGet_crX(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
404{
405 PVMCPU pVCpu = (PVMCPU)pvUser;
406 VMCPU_ASSERT_EMT(pVCpu);
407
408 uint64_t u64Value;
409 int rc = CPUMGetGuestCRx(pVCpu, pDesc->offRegister, &u64Value);
410 if (rc == VERR_PDM_NO_APIC_INSTANCE) /* CR8 might not be available, see @bugref{8868}.*/
411 u64Value = 0;
412 else
413 AssertRCReturn(rc, rc);
414 switch (pDesc->enmType)
415 {
416 case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
417 case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
418 default:
419 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
420 }
421 return VINF_SUCCESS;
422}
423
424
425/**
426 * @interface_method_impl{DBGFREGDESC,pfnGet}
427 */
428static DECLCALLBACK(int) cpumR3RegGstSet_crX(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
429{
430 int rc;
431 PVMCPU pVCpu = (PVMCPU)pvUser;
432
433 VMCPU_ASSERT_EMT(pVCpu);
434
435 /*
436 * Calculate the new value.
437 */
438 uint64_t u64Value;
439 uint64_t fMask;
440 uint64_t fMaskMax;
441 switch (pDesc->enmType)
442 {
443 case DBGFREGVALTYPE_U64:
444 u64Value = pValue->u64;
445 fMask = pfMask->u64;
446 fMaskMax = UINT64_MAX;
447 break;
448 case DBGFREGVALTYPE_U32:
449 u64Value = pValue->u32;
450 fMask = pfMask->u32;
451 fMaskMax = UINT32_MAX;
452 break;
453 default:
454 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
455 }
456 if (fMask != fMaskMax)
457 {
458 uint64_t u64FullValue;
459 rc = CPUMGetGuestCRx(pVCpu, pDesc->offRegister, &u64FullValue);
460 if (RT_FAILURE(rc))
461 return rc;
462 u64Value = (u64FullValue & ~fMask)
463 | (u64Value & fMask);
464 }
465
466 /*
467 * Perform the assignment.
468 */
469 switch (pDesc->offRegister)
470 {
471 case 0: rc = CPUMSetGuestCR0(pVCpu, u64Value); break;
472 case 2: rc = CPUMSetGuestCR2(pVCpu, u64Value); break;
473 case 3: rc = CPUMSetGuestCR3(pVCpu, u64Value); break;
474 case 4: rc = CPUMSetGuestCR4(pVCpu, u64Value); break;
475 case 8: rc = APICSetTpr(pVCpu, (uint8_t)(u64Value << 4)); break;
476 default:
477 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
478 }
479 return rc;
480}
481
482
483/**
484 * @interface_method_impl{DBGFREGDESC,pfnGet}
485 */
486static DECLCALLBACK(int) cpumR3RegGstGet_drX(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
487{
488 PVMCPU pVCpu = (PVMCPU)pvUser;
489 VMCPU_ASSERT_EMT(pVCpu);
490
491 uint64_t u64Value;
492 int rc = CPUMGetGuestDRx(pVCpu, pDesc->offRegister, &u64Value);
493 AssertRCReturn(rc, rc);
494 switch (pDesc->enmType)
495 {
496 case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
497 case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
498 default:
499 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
500 }
501 return VINF_SUCCESS;
502}
503
504
505/**
506 * @interface_method_impl{DBGFREGDESC,pfnGet}
507 */
508static DECLCALLBACK(int) cpumR3RegGstSet_drX(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
509{
510 int rc;
511 PVMCPU pVCpu = (PVMCPU)pvUser;
512
513 VMCPU_ASSERT_EMT(pVCpu);
514
515 /*
516 * Calculate the new value.
517 */
518 uint64_t u64Value;
519 uint64_t fMask;
520 uint64_t fMaskMax;
521 switch (pDesc->enmType)
522 {
523 case DBGFREGVALTYPE_U64:
524 u64Value = pValue->u64;
525 fMask = pfMask->u64;
526 fMaskMax = UINT64_MAX;
527 break;
528 case DBGFREGVALTYPE_U32:
529 u64Value = pValue->u32;
530 fMask = pfMask->u32;
531 fMaskMax = UINT32_MAX;
532 break;
533 default:
534 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
535 }
536 if (fMask != fMaskMax)
537 {
538 uint64_t u64FullValue;
539 rc = CPUMGetGuestDRx(pVCpu, pDesc->offRegister, &u64FullValue);
540 if (RT_FAILURE(rc))
541 return rc;
542 u64Value = (u64FullValue & ~fMask)
543 | (u64Value & fMask);
544 }
545
546 /*
547 * Perform the assignment.
548 */
549 return CPUMSetGuestDRx(pVCpu, pDesc->offRegister, u64Value);
550}
551
552
553/**
554 * @interface_method_impl{DBGFREGDESC,pfnGet}
555 */
556static DECLCALLBACK(int) cpumR3RegGstGet_msr(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
557{
558 PVMCPU pVCpu = (PVMCPU)pvUser;
559 VMCPU_ASSERT_EMT(pVCpu);
560
561 uint64_t u64Value;
562 VBOXSTRICTRC rcStrict = CPUMQueryGuestMsr(pVCpu, pDesc->offRegister, &u64Value);
563 if (rcStrict == VINF_SUCCESS)
564 {
565 switch (pDesc->enmType)
566 {
567 case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
568 case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
569 case DBGFREGVALTYPE_U16: pValue->u16 = (uint16_t)u64Value; break;
570 default:
571 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
572 }
573 return VBOXSTRICTRC_VAL(rcStrict);
574 }
575
576 /** @todo what to do about errors? */
577 Assert(RT_FAILURE_NP(rcStrict));
578 return VBOXSTRICTRC_VAL(rcStrict);
579}
580
581
582/**
583 * @interface_method_impl{DBGFREGDESC,pfnGet}
584 */
585static DECLCALLBACK(int) cpumR3RegGstSet_msr(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
586{
587 PVMCPU pVCpu = (PVMCPU)pvUser;
588
589 VMCPU_ASSERT_EMT(pVCpu);
590
591 /*
592 * Calculate the new value.
593 */
594 uint64_t u64Value;
595 uint64_t fMask;
596 uint64_t fMaskMax;
597 switch (pDesc->enmType)
598 {
599 case DBGFREGVALTYPE_U64:
600 u64Value = pValue->u64;
601 fMask = pfMask->u64;
602 fMaskMax = UINT64_MAX;
603 break;
604 case DBGFREGVALTYPE_U32:
605 u64Value = pValue->u32;
606 fMask = pfMask->u32;
607 fMaskMax = UINT32_MAX;
608 break;
609 case DBGFREGVALTYPE_U16:
610 u64Value = pValue->u16;
611 fMask = pfMask->u16;
612 fMaskMax = UINT16_MAX;
613 break;
614 default:
615 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
616 }
617 if (fMask != fMaskMax)
618 {
619 uint64_t u64FullValue;
620 VBOXSTRICTRC rcStrict = CPUMQueryGuestMsr(pVCpu, pDesc->offRegister, &u64FullValue);
621 if (rcStrict != VINF_SUCCESS)
622 {
623 AssertRC(RT_FAILURE_NP(rcStrict));
624 return VBOXSTRICTRC_VAL(rcStrict);
625 }
626 u64Value = (u64FullValue & ~fMask)
627 | (u64Value & fMask);
628 }
629
630 /*
631 * Perform the assignment.
632 */
633 VBOXSTRICTRC rcStrict = CPUMSetGuestMsr(pVCpu, pDesc->offRegister, u64Value);
634 if (rcStrict == VINF_SUCCESS)
635 return VINF_SUCCESS;
636 AssertRC(RT_FAILURE_NP(rcStrict));
637 return VBOXSTRICTRC_VAL(rcStrict);
638}
639
640
641/**
642 * @interface_method_impl{DBGFREGDESC,pfnGet}
643 */
644static DECLCALLBACK(int) cpumR3RegGstGet_stN(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
645{
646 PVMCPU pVCpu = (PVMCPU)pvUser;
647 VMCPU_ASSERT_EMT(pVCpu);
648 Assert(pDesc->enmType == DBGFREGVALTYPE_R80);
649
650 PX86FXSTATE pFpuCtx = &pVCpu->cpum.s.Guest.CTX_SUFF(pXState)->x87;
651 unsigned iReg = (pFpuCtx->FSW >> 11) & 7;
652 iReg += pDesc->offRegister;
653 iReg &= 7;
654 pValue->r80Ex = pFpuCtx->aRegs[iReg].r80Ex;
655
656 return VINF_SUCCESS;
657}
658
659
660/**
661 * @interface_method_impl{DBGFREGDESC,pfnGet}
662 */
663static DECLCALLBACK(int) cpumR3RegGstSet_stN(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
664{
665 NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
666 return VERR_NOT_IMPLEMENTED;
667}
668
669
670
671/*
672 *
673 * Hypervisor register access functions.
674 *
675 */
676
677/**
678 * @interface_method_impl{DBGFREGDESC,pfnGet}
679 */
680static DECLCALLBACK(int) cpumR3RegHyperGet_drX(void *pvUser, PCDBGFREGDESC pDesc, PDBGFREGVAL pValue)
681{
682 PVMCPU pVCpu = (PVMCPU)pvUser;
683 VMCPU_ASSERT_EMT(pVCpu);
684
685 uint64_t u64Value;
686 switch (pDesc->offRegister)
687 {
688 case 0: u64Value = CPUMGetHyperDR0(pVCpu); break;
689 case 1: u64Value = CPUMGetHyperDR1(pVCpu); break;
690 case 2: u64Value = CPUMGetHyperDR2(pVCpu); break;
691 case 3: u64Value = CPUMGetHyperDR3(pVCpu); break;
692 case 6: u64Value = CPUMGetHyperDR6(pVCpu); break;
693 case 7: u64Value = CPUMGetHyperDR7(pVCpu); break;
694 default:
695 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
696 }
697 switch (pDesc->enmType)
698 {
699 case DBGFREGVALTYPE_U64: pValue->u64 = u64Value; break;
700 case DBGFREGVALTYPE_U32: pValue->u32 = (uint32_t)u64Value; break;
701 default:
702 AssertFailedReturn(VERR_IPE_NOT_REACHED_DEFAULT_CASE);
703 }
704 return VINF_SUCCESS;
705}
706
707
708/**
709 * @interface_method_impl{DBGFREGDESC,pfnGet}
710 */
711static DECLCALLBACK(int) cpumR3RegHyperSet_drX(void *pvUser, PCDBGFREGDESC pDesc, PCDBGFREGVAL pValue, PCDBGFREGVAL pfMask)
712{
713 /* Not settable, prevents killing your host. */
714 NOREF(pvUser); NOREF(pDesc); NOREF(pValue); NOREF(pfMask);
715 return VERR_ACCESS_DENIED;
716}
717
718
719/*
720 * Set up aliases.
721 */
722#define CPUMREGALIAS_STD(Name, psz32, psz16, psz8) \
723 static DBGFREGALIAS const g_aCpumRegAliases_##Name[] = \
724 { \
725 { psz32, DBGFREGVALTYPE_U32 }, \
726 { psz16, DBGFREGVALTYPE_U16 }, \
727 { psz8, DBGFREGVALTYPE_U8 }, \
728 { NULL, DBGFREGVALTYPE_INVALID } \
729 }
730CPUMREGALIAS_STD(rax, "eax", "ax", "al");
731CPUMREGALIAS_STD(rcx, "ecx", "cx", "cl");
732CPUMREGALIAS_STD(rdx, "edx", "dx", "dl");
733CPUMREGALIAS_STD(rbx, "ebx", "bx", "bl");
734CPUMREGALIAS_STD(rsp, "esp", "sp", NULL);
735CPUMREGALIAS_STD(rbp, "ebp", "bp", NULL);
736CPUMREGALIAS_STD(rsi, "esi", "si", "sil");
737CPUMREGALIAS_STD(rdi, "edi", "di", "dil");
738CPUMREGALIAS_STD(r8, "r8d", "r8w", "r8b");
739CPUMREGALIAS_STD(r9, "r9d", "r9w", "r9b");
740CPUMREGALIAS_STD(r10, "r10d", "r10w", "r10b");
741CPUMREGALIAS_STD(r11, "r11d", "r11w", "r11b");
742CPUMREGALIAS_STD(r12, "r12d", "r12w", "r12b");
743CPUMREGALIAS_STD(r13, "r13d", "r13w", "r13b");
744CPUMREGALIAS_STD(r14, "r14d", "r14w", "r14b");
745CPUMREGALIAS_STD(r15, "r15d", "r15w", "r15b");
746CPUMREGALIAS_STD(rip, "eip", "ip", NULL);
747CPUMREGALIAS_STD(rflags, "eflags", "flags", NULL);
748#undef CPUMREGALIAS_STD
749
750static DBGFREGALIAS const g_aCpumRegAliases_fpuip[] =
751{
752 { "fpuip16", DBGFREGVALTYPE_U16 },
753 { NULL, DBGFREGVALTYPE_INVALID }
754};
755
756static DBGFREGALIAS const g_aCpumRegAliases_fpudp[] =
757{
758 { "fpudp16", DBGFREGVALTYPE_U16 },
759 { NULL, DBGFREGVALTYPE_INVALID }
760};
761
762static DBGFREGALIAS const g_aCpumRegAliases_cr0[] =
763{
764 { "msw", DBGFREGVALTYPE_U16 },
765 { NULL, DBGFREGVALTYPE_INVALID }
766};
767
768/*
769 * Sub fields.
770 */
771/** Sub-fields for the (hidden) segment attribute register. */
772static DBGFREGSUBFIELD const g_aCpumRegFields_seg[] =
773{
774 DBGFREGSUBFIELD_RW("type", 0, 4, 0),
775 DBGFREGSUBFIELD_RW("s", 4, 1, 0),
776 DBGFREGSUBFIELD_RW("dpl", 5, 2, 0),
777 DBGFREGSUBFIELD_RW("p", 7, 1, 0),
778 DBGFREGSUBFIELD_RW("avl", 12, 1, 0),
779 DBGFREGSUBFIELD_RW("l", 13, 1, 0),
780 DBGFREGSUBFIELD_RW("d", 14, 1, 0),
781 DBGFREGSUBFIELD_RW("g", 15, 1, 0),
782 DBGFREGSUBFIELD_TERMINATOR()
783};
784
785/** Sub-fields for the flags register. */
786static DBGFREGSUBFIELD const g_aCpumRegFields_rflags[] =
787{
788 DBGFREGSUBFIELD_RW("cf", 0, 1, 0),
789 DBGFREGSUBFIELD_RW("pf", 2, 1, 0),
790 DBGFREGSUBFIELD_RW("af", 4, 1, 0),
791 DBGFREGSUBFIELD_RW("zf", 6, 1, 0),
792 DBGFREGSUBFIELD_RW("sf", 7, 1, 0),
793 DBGFREGSUBFIELD_RW("tf", 8, 1, 0),
794 DBGFREGSUBFIELD_RW("if", 9, 1, 0),
795 DBGFREGSUBFIELD_RW("df", 10, 1, 0),
796 DBGFREGSUBFIELD_RW("of", 11, 1, 0),
797 DBGFREGSUBFIELD_RW("iopl", 12, 2, 0),
798 DBGFREGSUBFIELD_RW("nt", 14, 1, 0),
799 DBGFREGSUBFIELD_RW("rf", 16, 1, 0),
800 DBGFREGSUBFIELD_RW("vm", 17, 1, 0),
801 DBGFREGSUBFIELD_RW("ac", 18, 1, 0),
802 DBGFREGSUBFIELD_RW("vif", 19, 1, 0),
803 DBGFREGSUBFIELD_RW("vip", 20, 1, 0),
804 DBGFREGSUBFIELD_RW("id", 21, 1, 0),
805 DBGFREGSUBFIELD_TERMINATOR()
806};
807
808/** Sub-fields for the FPU control word register. */
809static DBGFREGSUBFIELD const g_aCpumRegFields_fcw[] =
810{
811 DBGFREGSUBFIELD_RW("im", 1, 1, 0),
812 DBGFREGSUBFIELD_RW("dm", 2, 1, 0),
813 DBGFREGSUBFIELD_RW("zm", 3, 1, 0),
814 DBGFREGSUBFIELD_RW("om", 4, 1, 0),
815 DBGFREGSUBFIELD_RW("um", 5, 1, 0),
816 DBGFREGSUBFIELD_RW("pm", 6, 1, 0),
817 DBGFREGSUBFIELD_RW("pc", 8, 2, 0),
818 DBGFREGSUBFIELD_RW("rc", 10, 2, 0),
819 DBGFREGSUBFIELD_RW("x", 12, 1, 0),
820 DBGFREGSUBFIELD_TERMINATOR()
821};
822
823/** Sub-fields for the FPU status word register. */
824static DBGFREGSUBFIELD const g_aCpumRegFields_fsw[] =
825{
826 DBGFREGSUBFIELD_RW("ie", 0, 1, 0),
827 DBGFREGSUBFIELD_RW("de", 1, 1, 0),
828 DBGFREGSUBFIELD_RW("ze", 2, 1, 0),
829 DBGFREGSUBFIELD_RW("oe", 3, 1, 0),
830 DBGFREGSUBFIELD_RW("ue", 4, 1, 0),
831 DBGFREGSUBFIELD_RW("pe", 5, 1, 0),
832 DBGFREGSUBFIELD_RW("se", 6, 1, 0),
833 DBGFREGSUBFIELD_RW("es", 7, 1, 0),
834 DBGFREGSUBFIELD_RW("c0", 8, 1, 0),
835 DBGFREGSUBFIELD_RW("c1", 9, 1, 0),
836 DBGFREGSUBFIELD_RW("c2", 10, 1, 0),
837 DBGFREGSUBFIELD_RW("top", 11, 3, 0),
838 DBGFREGSUBFIELD_RW("c3", 14, 1, 0),
839 DBGFREGSUBFIELD_RW("b", 15, 1, 0),
840 DBGFREGSUBFIELD_TERMINATOR()
841};
842
843/** Sub-fields for the FPU tag word register. */
844static DBGFREGSUBFIELD const g_aCpumRegFields_ftw[] =
845{
846 DBGFREGSUBFIELD_RW("tag0", 0, 2, 0),
847 DBGFREGSUBFIELD_RW("tag1", 2, 2, 0),
848 DBGFREGSUBFIELD_RW("tag2", 4, 2, 0),
849 DBGFREGSUBFIELD_RW("tag3", 6, 2, 0),
850 DBGFREGSUBFIELD_RW("tag4", 8, 2, 0),
851 DBGFREGSUBFIELD_RW("tag5", 10, 2, 0),
852 DBGFREGSUBFIELD_RW("tag6", 12, 2, 0),
853 DBGFREGSUBFIELD_RW("tag7", 14, 2, 0),
854 DBGFREGSUBFIELD_TERMINATOR()
855};
856
857/** Sub-fields for the Multimedia Extensions Control and Status Register. */
858static DBGFREGSUBFIELD const g_aCpumRegFields_mxcsr[] =
859{
860 DBGFREGSUBFIELD_RW("ie", 0, 1, 0),
861 DBGFREGSUBFIELD_RW("de", 1, 1, 0),
862 DBGFREGSUBFIELD_RW("ze", 2, 1, 0),
863 DBGFREGSUBFIELD_RW("oe", 3, 1, 0),
864 DBGFREGSUBFIELD_RW("ue", 4, 1, 0),
865 DBGFREGSUBFIELD_RW("pe", 5, 1, 0),
866 DBGFREGSUBFIELD_RW("daz", 6, 1, 0),
867 DBGFREGSUBFIELD_RW("im", 7, 1, 0),
868 DBGFREGSUBFIELD_RW("dm", 8, 1, 0),
869 DBGFREGSUBFIELD_RW("zm", 9, 1, 0),
870 DBGFREGSUBFIELD_RW("om", 10, 1, 0),
871 DBGFREGSUBFIELD_RW("um", 11, 1, 0),
872 DBGFREGSUBFIELD_RW("pm", 12, 1, 0),
873 DBGFREGSUBFIELD_RW("rc", 13, 2, 0),
874 DBGFREGSUBFIELD_RW("fz", 14, 1, 0),
875 DBGFREGSUBFIELD_TERMINATOR()
876};
877
878/** Sub-fields for the FPU tag word register. */
879static DBGFREGSUBFIELD const g_aCpumRegFields_stN[] =
880{
881 DBGFREGSUBFIELD_RW("man", 0, 64, 0),
882 DBGFREGSUBFIELD_RW("exp", 64, 15, 0),
883 DBGFREGSUBFIELD_RW("sig", 79, 1, 0),
884 DBGFREGSUBFIELD_TERMINATOR()
885};
886
887/** Sub-fields for the MMX registers. */
888static DBGFREGSUBFIELD const g_aCpumRegFields_mmN[] =
889{
890 DBGFREGSUBFIELD_RW("dw0", 0, 32, 0),
891 DBGFREGSUBFIELD_RW("dw1", 32, 32, 0),
892 DBGFREGSUBFIELD_RW("w0", 0, 16, 0),
893 DBGFREGSUBFIELD_RW("w1", 16, 16, 0),
894 DBGFREGSUBFIELD_RW("w2", 32, 16, 0),
895 DBGFREGSUBFIELD_RW("w3", 48, 16, 0),
896 DBGFREGSUBFIELD_RW("b0", 0, 8, 0),
897 DBGFREGSUBFIELD_RW("b1", 8, 8, 0),
898 DBGFREGSUBFIELD_RW("b2", 16, 8, 0),
899 DBGFREGSUBFIELD_RW("b3", 24, 8, 0),
900 DBGFREGSUBFIELD_RW("b4", 32, 8, 0),
901 DBGFREGSUBFIELD_RW("b5", 40, 8, 0),
902 DBGFREGSUBFIELD_RW("b6", 48, 8, 0),
903 DBGFREGSUBFIELD_RW("b7", 56, 8, 0),
904 DBGFREGSUBFIELD_TERMINATOR()
905};
906
907/** Sub-fields for the XMM registers. */
908static DBGFREGSUBFIELD const g_aCpumRegFields_xmmN[] =
909{
910 DBGFREGSUBFIELD_RW("r0", 0, 32, 0),
911 DBGFREGSUBFIELD_RW("r0.man", 0+ 0, 23, 0),
912 DBGFREGSUBFIELD_RW("r0.exp", 0+23, 8, 0),
913 DBGFREGSUBFIELD_RW("r0.sig", 0+31, 1, 0),
914 DBGFREGSUBFIELD_RW("r1", 32, 32, 0),
915 DBGFREGSUBFIELD_RW("r1.man", 32+ 0, 23, 0),
916 DBGFREGSUBFIELD_RW("r1.exp", 32+23, 8, 0),
917 DBGFREGSUBFIELD_RW("r1.sig", 32+31, 1, 0),
918 DBGFREGSUBFIELD_RW("r2", 64, 32, 0),
919 DBGFREGSUBFIELD_RW("r2.man", 64+ 0, 23, 0),
920 DBGFREGSUBFIELD_RW("r2.exp", 64+23, 8, 0),
921 DBGFREGSUBFIELD_RW("r2.sig", 64+31, 1, 0),
922 DBGFREGSUBFIELD_RW("r3", 96, 32, 0),
923 DBGFREGSUBFIELD_RW("r3.man", 96+ 0, 23, 0),
924 DBGFREGSUBFIELD_RW("r3.exp", 96+23, 8, 0),
925 DBGFREGSUBFIELD_RW("r3.sig", 96+31, 1, 0),
926 DBGFREGSUBFIELD_TERMINATOR()
927};
928
929#if 0 /* needs special accessor, too lazy for that now. */
930/** Sub-fields for the YMM registers. */
931static DBGFREGSUBFIELD const g_aCpumRegFields_ymmN[] =
932{
933 DBGFREGSUBFIELD_RW("r0", 0, 32, 0),
934 DBGFREGSUBFIELD_RW("r0.man", 0+ 0, 23, 0),
935 DBGFREGSUBFIELD_RW("r0.exp", 0+23, 8, 0),
936 DBGFREGSUBFIELD_RW("r0.sig", 0+31, 1, 0),
937 DBGFREGSUBFIELD_RW("r1", 32, 32, 0),
938 DBGFREGSUBFIELD_RW("r1.man", 32+ 0, 23, 0),
939 DBGFREGSUBFIELD_RW("r1.exp", 32+23, 8, 0),
940 DBGFREGSUBFIELD_RW("r1.sig", 32+31, 1, 0),
941 DBGFREGSUBFIELD_RW("r2", 64, 32, 0),
942 DBGFREGSUBFIELD_RW("r2.man", 64+ 0, 23, 0),
943 DBGFREGSUBFIELD_RW("r2.exp", 64+23, 8, 0),
944 DBGFREGSUBFIELD_RW("r2.sig", 64+31, 1, 0),
945 DBGFREGSUBFIELD_RW("r3", 96, 32, 0),
946 DBGFREGSUBFIELD_RW("r3.man", 96+ 0, 23, 0),
947 DBGFREGSUBFIELD_RW("r3.exp", 96+23, 8, 0),
948 DBGFREGSUBFIELD_RW("r3.sig", 96+31, 1, 0),
949 DBGFREGSUBFIELD_RW("r4", 128, 32, 0),
950 DBGFREGSUBFIELD_RW("r4.man", 128+ 0, 23, 0),
951 DBGFREGSUBFIELD_RW("r4.exp", 128+23, 8, 0),
952 DBGFREGSUBFIELD_RW("r4.sig", 128+31, 1, 0),
953 DBGFREGSUBFIELD_RW("r5", 160, 32, 0),
954 DBGFREGSUBFIELD_RW("r5.man", 160+ 0, 23, 0),
955 DBGFREGSUBFIELD_RW("r5.exp", 160+23, 8, 0),
956 DBGFREGSUBFIELD_RW("r5.sig", 160+31, 1, 0),
957 DBGFREGSUBFIELD_RW("r6", 192, 32, 0),
958 DBGFREGSUBFIELD_RW("r6.man", 192+ 0, 23, 0),
959 DBGFREGSUBFIELD_RW("r6.exp", 192+23, 8, 0),
960 DBGFREGSUBFIELD_RW("r6.sig", 192+31, 1, 0),
961 DBGFREGSUBFIELD_RW("r7", 224, 32, 0),
962 DBGFREGSUBFIELD_RW("r7.man", 224+ 0, 23, 0),
963 DBGFREGSUBFIELD_RW("r7.exp", 224+23, 8, 0),
964 DBGFREGSUBFIELD_RW("r7.sig", 224+31, 1, 0),
965 DBGFREGSUBFIELD_TERMINATOR()
966};
967#endif
968
969/** Sub-fields for the CR0 register. */
970static DBGFREGSUBFIELD const g_aCpumRegFields_cr0[] =
971{
972 DBGFREGSUBFIELD_RW("pe", 0, 1, 0),
973 DBGFREGSUBFIELD_RW("mp", 1, 1, 0),
974 DBGFREGSUBFIELD_RW("em", 2, 1, 0),
975 DBGFREGSUBFIELD_RW("ts", 3, 1, 0),
976 DBGFREGSUBFIELD_RO("et", 4, 1, 0),
977 DBGFREGSUBFIELD_RW("ne", 5, 1, 0),
978 DBGFREGSUBFIELD_RW("wp", 16, 1, 0),
979 DBGFREGSUBFIELD_RW("am", 18, 1, 0),
980 DBGFREGSUBFIELD_RW("nw", 29, 1, 0),
981 DBGFREGSUBFIELD_RW("cd", 30, 1, 0),
982 DBGFREGSUBFIELD_RW("pg", 31, 1, 0),
983 DBGFREGSUBFIELD_TERMINATOR()
984};
985
986/** Sub-fields for the CR3 register. */
987static DBGFREGSUBFIELD const g_aCpumRegFields_cr3[] =
988{
989 DBGFREGSUBFIELD_RW("pwt", 3, 1, 0),
990 DBGFREGSUBFIELD_RW("pcd", 4, 1, 0),
991 DBGFREGSUBFIELD_TERMINATOR()
992};
993
994/** Sub-fields for the CR4 register. */
995static DBGFREGSUBFIELD const g_aCpumRegFields_cr4[] =
996{
997 DBGFREGSUBFIELD_RW("vme", 0, 1, 0),
998 DBGFREGSUBFIELD_RW("pvi", 1, 1, 0),
999 DBGFREGSUBFIELD_RW("tsd", 2, 1, 0),
1000 DBGFREGSUBFIELD_RW("de", 3, 1, 0),
1001 DBGFREGSUBFIELD_RW("pse", 4, 1, 0),
1002 DBGFREGSUBFIELD_RW("pae", 5, 1, 0),
1003 DBGFREGSUBFIELD_RW("mce", 6, 1, 0),
1004 DBGFREGSUBFIELD_RW("pge", 7, 1, 0),
1005 DBGFREGSUBFIELD_RW("pce", 8, 1, 0),
1006 DBGFREGSUBFIELD_RW("osfxsr", 9, 1, 0),
1007 DBGFREGSUBFIELD_RW("osxmmeexcpt", 10, 1, 0),
1008 DBGFREGSUBFIELD_RW("vmxe", 13, 1, 0),
1009 DBGFREGSUBFIELD_RW("smxe", 14, 1, 0),
1010 DBGFREGSUBFIELD_RW("pcide", 17, 1, 0),
1011 DBGFREGSUBFIELD_RW("osxsave", 18, 1, 0),
1012 DBGFREGSUBFIELD_RW("smep", 20, 1, 0),
1013 DBGFREGSUBFIELD_RW("smap", 21, 1, 0),
1014 DBGFREGSUBFIELD_TERMINATOR()
1015};
1016
1017/** Sub-fields for the DR6 register. */
1018static DBGFREGSUBFIELD const g_aCpumRegFields_dr6[] =
1019{
1020 DBGFREGSUBFIELD_RW("b0", 0, 1, 0),
1021 DBGFREGSUBFIELD_RW("b1", 1, 1, 0),
1022 DBGFREGSUBFIELD_RW("b2", 2, 1, 0),
1023 DBGFREGSUBFIELD_RW("b3", 3, 1, 0),
1024 DBGFREGSUBFIELD_RW("bd", 13, 1, 0),
1025 DBGFREGSUBFIELD_RW("bs", 14, 1, 0),
1026 DBGFREGSUBFIELD_RW("bt", 15, 1, 0),
1027 DBGFREGSUBFIELD_TERMINATOR()
1028};
1029
1030/** Sub-fields for the DR7 register. */
1031static DBGFREGSUBFIELD const g_aCpumRegFields_dr7[] =
1032{
1033 DBGFREGSUBFIELD_RW("l0", 0, 1, 0),
1034 DBGFREGSUBFIELD_RW("g0", 1, 1, 0),
1035 DBGFREGSUBFIELD_RW("l1", 2, 1, 0),
1036 DBGFREGSUBFIELD_RW("g1", 3, 1, 0),
1037 DBGFREGSUBFIELD_RW("l2", 4, 1, 0),
1038 DBGFREGSUBFIELD_RW("g2", 5, 1, 0),
1039 DBGFREGSUBFIELD_RW("l3", 6, 1, 0),
1040 DBGFREGSUBFIELD_RW("g3", 7, 1, 0),
1041 DBGFREGSUBFIELD_RW("le", 8, 1, 0),
1042 DBGFREGSUBFIELD_RW("ge", 9, 1, 0),
1043 DBGFREGSUBFIELD_RW("gd", 13, 1, 0),
1044 DBGFREGSUBFIELD_RW("rw0", 16, 2, 0),
1045 DBGFREGSUBFIELD_RW("len0", 18, 2, 0),
1046 DBGFREGSUBFIELD_RW("rw1", 20, 2, 0),
1047 DBGFREGSUBFIELD_RW("len1", 22, 2, 0),
1048 DBGFREGSUBFIELD_RW("rw2", 24, 2, 0),
1049 DBGFREGSUBFIELD_RW("len2", 26, 2, 0),
1050 DBGFREGSUBFIELD_RW("rw3", 28, 2, 0),
1051 DBGFREGSUBFIELD_RW("len3", 30, 2, 0),
1052 DBGFREGSUBFIELD_TERMINATOR()
1053};
1054
1055/** Sub-fields for the CR_PAT MSR. */
1056static DBGFREGSUBFIELD const g_aCpumRegFields_apic_base[] =
1057{
1058 DBGFREGSUBFIELD_RW("bsp", 8, 1, 0),
1059 DBGFREGSUBFIELD_RW("ge", 9, 1, 0),
1060 DBGFREGSUBFIELD_RW("base", 12, 20, 12),
1061 DBGFREGSUBFIELD_TERMINATOR()
1062};
1063
1064/** Sub-fields for the CR_PAT MSR. */
1065static DBGFREGSUBFIELD const g_aCpumRegFields_cr_pat[] =
1066{
1067 /** @todo */
1068 DBGFREGSUBFIELD_TERMINATOR()
1069};
1070
1071/** Sub-fields for the PERF_STATUS MSR. */
1072static DBGFREGSUBFIELD const g_aCpumRegFields_perf_status[] =
1073{
1074 /** @todo */
1075 DBGFREGSUBFIELD_TERMINATOR()
1076};
1077
1078/** Sub-fields for the EFER MSR. */
1079static DBGFREGSUBFIELD const g_aCpumRegFields_efer[] =
1080{
1081 /** @todo */
1082 DBGFREGSUBFIELD_TERMINATOR()
1083};
1084
1085/** Sub-fields for the STAR MSR. */
1086static DBGFREGSUBFIELD const g_aCpumRegFields_star[] =
1087{
1088 /** @todo */
1089 DBGFREGSUBFIELD_TERMINATOR()
1090};
1091
1092/** Sub-fields for the CSTAR MSR. */
1093static DBGFREGSUBFIELD const g_aCpumRegFields_cstar[] =
1094{
1095 /** @todo */
1096 DBGFREGSUBFIELD_TERMINATOR()
1097};
1098
1099/** Sub-fields for the LSTAR MSR. */
1100static DBGFREGSUBFIELD const g_aCpumRegFields_lstar[] =
1101{
1102 /** @todo */
1103 DBGFREGSUBFIELD_TERMINATOR()
1104};
1105
1106#if 0 /** @todo */
1107/** Sub-fields for the SF_MASK MSR. */
1108static DBGFREGSUBFIELD const g_aCpumRegFields_sf_mask[] =
1109{
1110 /** @todo */
1111 DBGFREGSUBFIELD_TERMINATOR()
1112};
1113#endif
1114
1115
1116/** @name Macros for producing register descriptor table entries.
1117 * @{ */
1118#define CPU_REG_EX_AS(a_szName, a_RegSuff, a_TypeSuff, a_offRegister, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1119 { a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, 0 /*fFlags*/, a_offRegister, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1120
1121#define CPU_REG_REG(UName, LName) \
1122 CPU_REG_RW_AS(#LName, UName, U64, LName, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_##LName, NULL)
1123
1124#define CPU_REG_SEG(UName, LName) \
1125 CPU_REG_RW_AS(#LName, UName, U16, LName.Sel, cpumR3RegGet_Generic, cpumR3RegSet_seg, NULL, NULL ), \
1126 CPU_REG_RW_AS(#LName "_attr", UName##_ATTR, U32, LName.Attr.u, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, g_aCpumRegFields_seg), \
1127 CPU_REG_RW_AS(#LName "_base", UName##_BASE, U64, LName.u64Base, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ), \
1128 CPU_REG_RW_AS(#LName "_lim", UName##_LIMIT, U32, LName.u32Limit, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL )
1129
1130#define CPU_REG_MM(n) \
1131 CPU_REG_XS_RW_AS("mm" #n, MM##n, U64, x87.aRegs[n].mmx, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, g_aCpumRegFields_mmN)
1132
1133#define CPU_REG_XMM(n) \
1134 CPU_REG_XS_RW_AS("xmm" #n, XMM##n, U128, x87.aXMM[n].xmm, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, g_aCpumRegFields_xmmN)
1135
1136#define CPU_REG_YMM(n) \
1137 { "ymm" #n, DBGFREG_YMM##n, DBGFREGVALTYPE_U256, 0 /*fFlags*/, n, cpumR3RegGet_ymm, cpumR3RegSet_ymm, NULL /*paAliases*/, NULL /*paSubFields*/ }
1138
1139/** @} */
1140
1141
1142/**
1143 * The guest register descriptors.
1144 */
1145static DBGFREGDESC const g_aCpumRegGstDescs[] =
1146{
1147#define CPU_REG_RW_AS(a_szName, a_RegSuff, a_TypeSuff, a_CpumCtxMemb, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1148 { a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, 0 /*fFlags*/, RT_OFFSETOF(CPUMCPU, Guest.a_CpumCtxMemb), a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1149#define CPU_REG_RO_AS(a_szName, a_RegSuff, a_TypeSuff, a_CpumCtxMemb, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1150 { a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, DBGFREG_FLAGS_READ_ONLY, RT_OFFSETOF(CPUMCPU, Guest.a_CpumCtxMemb), a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1151#define CPU_REG_XS_RW_AS(a_szName, a_RegSuff, a_TypeSuff, a_XStateMemb, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1152 { a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, 0 /*fFlags*/, RT_OFFSETOF(X86XSAVEAREA, a_XStateMemb), a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1153#define CPU_REG_XS_RO_AS(a_szName, a_RegSuff, a_TypeSuff, a_XStateMemb, a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields) \
1154 { a_szName, DBGFREG_##a_RegSuff, DBGFREGVALTYPE_##a_TypeSuff, DBGFREG_FLAGS_READ_ONLY, RT_OFFSETOF(X86XSAVEAREA, a_XStateMemb), a_pfnGet, a_pfnSet, a_paAliases, a_paSubFields }
1155#define CPU_REG_MSR(a_szName, UName, a_TypeSuff, a_paSubFields) \
1156 CPU_REG_EX_AS(a_szName, MSR_##UName, a_TypeSuff, MSR_##UName, cpumR3RegGstGet_msr, cpumR3RegGstSet_msr, NULL, a_paSubFields)
1157#define CPU_REG_ST(n) \
1158 CPU_REG_EX_AS("st" #n, ST##n, R80, n, cpumR3RegGstGet_stN, cpumR3RegGstSet_stN, NULL, g_aCpumRegFields_stN)
1159
1160 CPU_REG_REG(RAX, rax),
1161 CPU_REG_REG(RCX, rcx),
1162 CPU_REG_REG(RDX, rdx),
1163 CPU_REG_REG(RBX, rbx),
1164 CPU_REG_REG(RSP, rsp),
1165 CPU_REG_REG(RBP, rbp),
1166 CPU_REG_REG(RSI, rsi),
1167 CPU_REG_REG(RDI, rdi),
1168 CPU_REG_REG(R8, r8),
1169 CPU_REG_REG(R9, r9),
1170 CPU_REG_REG(R10, r10),
1171 CPU_REG_REG(R11, r11),
1172 CPU_REG_REG(R12, r12),
1173 CPU_REG_REG(R13, r13),
1174 CPU_REG_REG(R14, r14),
1175 CPU_REG_REG(R15, r15),
1176 CPU_REG_SEG(CS, cs),
1177 CPU_REG_SEG(DS, ds),
1178 CPU_REG_SEG(ES, es),
1179 CPU_REG_SEG(FS, fs),
1180 CPU_REG_SEG(GS, gs),
1181 CPU_REG_SEG(SS, ss),
1182 CPU_REG_REG(RIP, rip),
1183 CPU_REG_RW_AS("rflags", RFLAGS, U64, rflags, cpumR3RegGet_Generic, cpumR3RegSet_Generic, g_aCpumRegAliases_rflags, g_aCpumRegFields_rflags ),
1184 CPU_REG_XS_RW_AS("fcw", FCW, U16, x87.FCW, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, g_aCpumRegFields_fcw ),
1185 CPU_REG_XS_RW_AS("fsw", FSW, U16, x87.FSW, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, g_aCpumRegFields_fsw ),
1186 CPU_REG_XS_RO_AS("ftw", FTW, U16, x87, cpumR3RegGet_ftw, cpumR3RegSet_ftw, NULL, g_aCpumRegFields_ftw ),
1187 CPU_REG_XS_RW_AS("fop", FOP, U16, x87.FOP, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, NULL ),
1188 CPU_REG_XS_RW_AS("fpuip", FPUIP, U32, x87.FPUIP, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, g_aCpumRegAliases_fpuip, NULL ),
1189 CPU_REG_XS_RW_AS("fpucs", FPUCS, U16, x87.CS, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, NULL ),
1190 CPU_REG_XS_RW_AS("fpudp", FPUDP, U32, x87.FPUDP, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, g_aCpumRegAliases_fpudp, NULL ),
1191 CPU_REG_XS_RW_AS("fpuds", FPUDS, U16, x87.DS, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, NULL ),
1192 CPU_REG_XS_RW_AS("mxcsr", MXCSR, U32, x87.MXCSR, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, g_aCpumRegFields_mxcsr ),
1193 CPU_REG_XS_RW_AS("mxcsr_mask", MXCSR_MASK, U32, x87.MXCSR_MASK, cpumR3RegGet_XStateGeneric, cpumR3RegSet_XStateGeneric, NULL, g_aCpumRegFields_mxcsr ),
1194 CPU_REG_ST(0),
1195 CPU_REG_ST(1),
1196 CPU_REG_ST(2),
1197 CPU_REG_ST(3),
1198 CPU_REG_ST(4),
1199 CPU_REG_ST(5),
1200 CPU_REG_ST(6),
1201 CPU_REG_ST(7),
1202 CPU_REG_MM(0),
1203 CPU_REG_MM(1),
1204 CPU_REG_MM(2),
1205 CPU_REG_MM(3),
1206 CPU_REG_MM(4),
1207 CPU_REG_MM(5),
1208 CPU_REG_MM(6),
1209 CPU_REG_MM(7),
1210 CPU_REG_XMM(0),
1211 CPU_REG_XMM(1),
1212 CPU_REG_XMM(2),
1213 CPU_REG_XMM(3),
1214 CPU_REG_XMM(4),
1215 CPU_REG_XMM(5),
1216 CPU_REG_XMM(6),
1217 CPU_REG_XMM(7),
1218 CPU_REG_XMM(8),
1219 CPU_REG_XMM(9),
1220 CPU_REG_XMM(10),
1221 CPU_REG_XMM(11),
1222 CPU_REG_XMM(12),
1223 CPU_REG_XMM(13),
1224 CPU_REG_XMM(14),
1225 CPU_REG_XMM(15),
1226 CPU_REG_YMM(0),
1227 CPU_REG_YMM(1),
1228 CPU_REG_YMM(2),
1229 CPU_REG_YMM(3),
1230 CPU_REG_YMM(4),
1231 CPU_REG_YMM(5),
1232 CPU_REG_YMM(6),
1233 CPU_REG_YMM(7),
1234 CPU_REG_YMM(8),
1235 CPU_REG_YMM(9),
1236 CPU_REG_YMM(10),
1237 CPU_REG_YMM(11),
1238 CPU_REG_YMM(12),
1239 CPU_REG_YMM(13),
1240 CPU_REG_YMM(14),
1241 CPU_REG_YMM(15),
1242 CPU_REG_RW_AS("gdtr_base", GDTR_BASE, U64, gdtr.pGdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1243 CPU_REG_RW_AS("gdtr_lim", GDTR_LIMIT, U16, gdtr.cbGdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1244 CPU_REG_RW_AS("idtr_base", IDTR_BASE, U64, idtr.pIdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1245 CPU_REG_RW_AS("idtr_lim", IDTR_LIMIT, U16, idtr.cbIdt, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1246 CPU_REG_SEG(LDTR, ldtr),
1247 CPU_REG_SEG(TR, tr),
1248 CPU_REG_EX_AS("cr0", CR0, U32, 0, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, g_aCpumRegAliases_cr0, g_aCpumRegFields_cr0 ),
1249 CPU_REG_EX_AS("cr2", CR2, U64, 2, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, NULL, NULL ),
1250 CPU_REG_EX_AS("cr3", CR3, U64, 3, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, NULL, g_aCpumRegFields_cr3 ),
1251 CPU_REG_EX_AS("cr4", CR4, U32, 4, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, NULL, g_aCpumRegFields_cr4 ),
1252 CPU_REG_EX_AS("cr8", CR8, U32, 8, cpumR3RegGstGet_crX, cpumR3RegGstSet_crX, NULL, NULL ),
1253 CPU_REG_EX_AS("dr0", DR0, U64, 0, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, NULL ),
1254 CPU_REG_EX_AS("dr1", DR1, U64, 1, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, NULL ),
1255 CPU_REG_EX_AS("dr2", DR2, U64, 2, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, NULL ),
1256 CPU_REG_EX_AS("dr3", DR3, U64, 3, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, NULL ),
1257 CPU_REG_EX_AS("dr6", DR6, U32, 6, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, g_aCpumRegFields_dr6 ),
1258 CPU_REG_EX_AS("dr7", DR7, U32, 7, cpumR3RegGstGet_drX, cpumR3RegGstSet_drX, NULL, g_aCpumRegFields_dr7 ),
1259 CPU_REG_MSR("apic_base", IA32_APICBASE, U32, g_aCpumRegFields_apic_base ),
1260 CPU_REG_MSR("pat", IA32_CR_PAT, U64, g_aCpumRegFields_cr_pat ),
1261 CPU_REG_MSR("perf_status", IA32_PERF_STATUS, U64, g_aCpumRegFields_perf_status),
1262 CPU_REG_MSR("sysenter_cs", IA32_SYSENTER_CS, U16, NULL ),
1263 CPU_REG_MSR("sysenter_eip", IA32_SYSENTER_EIP, U32, NULL ),
1264 CPU_REG_MSR("sysenter_esp", IA32_SYSENTER_ESP, U32, NULL ),
1265 CPU_REG_MSR("tsc", IA32_TSC, U32, NULL ),
1266 CPU_REG_MSR("efer", K6_EFER, U32, g_aCpumRegFields_efer ),
1267 CPU_REG_MSR("star", K6_STAR, U64, g_aCpumRegFields_star ),
1268 CPU_REG_MSR("cstar", K8_CSTAR, U64, g_aCpumRegFields_cstar ),
1269 CPU_REG_MSR("msr_fs_base", K8_FS_BASE, U64, NULL ),
1270 CPU_REG_MSR("msr_gs_base", K8_GS_BASE, U64, NULL ),
1271 CPU_REG_MSR("krnl_gs_base", K8_KERNEL_GS_BASE, U64, NULL ),
1272 CPU_REG_MSR("lstar", K8_LSTAR, U64, g_aCpumRegFields_lstar ),
1273 CPU_REG_MSR("sf_mask", K8_SF_MASK, U64, NULL ),
1274 CPU_REG_MSR("tsc_aux", K8_TSC_AUX, U64, NULL ),
1275 CPU_REG_EX_AS("ah", AH, U8, RT_OFFSETOF(CPUMCPU, Guest.rax) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1276 CPU_REG_EX_AS("ch", CH, U8, RT_OFFSETOF(CPUMCPU, Guest.rcx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1277 CPU_REG_EX_AS("dh", DH, U8, RT_OFFSETOF(CPUMCPU, Guest.rdx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1278 CPU_REG_EX_AS("bh", BH, U8, RT_OFFSETOF(CPUMCPU, Guest.rbx) + 1, cpumR3RegGet_Generic, cpumR3RegSet_Generic, NULL, NULL ),
1279 CPU_REG_RW_AS("gdtr", GDTR, DTR, gdtr, cpumR3RegGet_gdtr, cpumR3RegSet_gdtr, NULL, NULL ),
1280 CPU_REG_RW_AS("idtr", IDTR, DTR, idtr, cpumR3RegGet_idtr, cpumR3RegSet_idtr, NULL, NULL ),
1281 DBGFREGDESC_TERMINATOR()
1282
1283#undef CPU_REG_RW_AS
1284#undef CPU_REG_RO_AS
1285#undef CPU_REG_MSR
1286#undef CPU_REG_ST
1287};
1288
1289
1290/**
1291 * The hypervisor (raw-mode) register descriptors.
1292 */
1293static DBGFREGDESC const g_aCpumRegHyperDescs[] =
1294{
1295 CPU_REG_EX_AS("dr0", DR0, U64, 0, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, NULL ),
1296 CPU_REG_EX_AS("dr1", DR1, U64, 1, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, NULL ),
1297 CPU_REG_EX_AS("dr2", DR2, U64, 2, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, NULL ),
1298 CPU_REG_EX_AS("dr3", DR3, U64, 3, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, NULL ),
1299 CPU_REG_EX_AS("dr6", DR6, U32, 6, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, g_aCpumRegFields_dr6 ),
1300 CPU_REG_EX_AS("dr7", DR7, U32, 7, cpumR3RegHyperGet_drX, cpumR3RegHyperSet_drX, NULL, g_aCpumRegFields_dr7 ),
1301 DBGFREGDESC_TERMINATOR()
1302};
1303
1304
1305/**
1306 * Initializes the debugger related sides of the CPUM component.
1307 *
1308 * Called by CPUMR3Init.
1309 *
1310 * @returns VBox status code.
1311 * @param pVM The cross context VM structure.
1312 */
1313int cpumR3DbgInit(PVM pVM)
1314{
1315 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1316 {
1317 int rc = DBGFR3RegRegisterCpu(pVM, &pVM->aCpus[iCpu], g_aCpumRegGstDescs, true /*fGuestRegs*/);
1318 AssertLogRelRCReturn(rc, rc);
1319 rc = DBGFR3RegRegisterCpu(pVM, &pVM->aCpus[iCpu], g_aCpumRegHyperDescs, false /*fGuestRegs*/);
1320 AssertLogRelRCReturn(rc, rc);
1321 }
1322
1323 return VINF_SUCCESS;
1324}
1325
Note: See TracBrowser for help on using the repository browser.

© 2025 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette