VirtualBox

source: vbox/trunk/src/libs/openssl-3.3.2/crypto/arm_arch.h

Last change on this file was 108206, checked in by vboxsync, 3 months ago

openssl-3.3.2: Exported all files to OSE and removed .scm-settings ​bugref:10757

  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 7.6 KB
Line 
1/*
2 * Copyright 2011-2024 The OpenSSL Project Authors. All Rights Reserved.
3 *
4 * Licensed under the Apache License 2.0 (the "License"). You may not use
5 * this file except in compliance with the License. You can obtain a copy
6 * in the file LICENSE in the source distribution or at
7 * https://www.openssl.org/source/license.html
8 */
9
10#ifndef OSSL_CRYPTO_ARM_ARCH_H
11# define OSSL_CRYPTO_ARM_ARCH_H
12
13# if !defined(__ARM_ARCH__)
14# if defined(__CC_ARM)
15# define __ARM_ARCH__ __TARGET_ARCH_ARM
16# if defined(__BIG_ENDIAN)
17# define __ARMEB__
18# else
19# define __ARMEL__
20# endif
21# elif defined(__GNUC__)
22# if defined(__aarch64__)
23# define __ARM_ARCH__ 8
24 /*
25 * Why doesn't gcc define __ARM_ARCH__? Instead it defines
26 * bunch of below macros. See all_architectures[] table in
27 * gcc/config/arm/arm.c. On a side note it defines
28 * __ARMEL__/__ARMEB__ for little-/big-endian.
29 */
30# elif defined(__ARM_ARCH)
31# define __ARM_ARCH__ __ARM_ARCH
32# elif defined(__ARM_ARCH_8A__)
33# define __ARM_ARCH__ 8
34# elif defined(__ARM_ARCH_7__) || defined(__ARM_ARCH_7A__) || \
35 defined(__ARM_ARCH_7R__)|| defined(__ARM_ARCH_7M__) || \
36 defined(__ARM_ARCH_7EM__)
37# define __ARM_ARCH__ 7
38# elif defined(__ARM_ARCH_6__) || defined(__ARM_ARCH_6J__) || \
39 defined(__ARM_ARCH_6K__)|| defined(__ARM_ARCH_6M__) || \
40 defined(__ARM_ARCH_6Z__)|| defined(__ARM_ARCH_6ZK__) || \
41 defined(__ARM_ARCH_6T2__)
42# define __ARM_ARCH__ 6
43# elif defined(__ARM_ARCH_5__) || defined(__ARM_ARCH_5T__) || \
44 defined(__ARM_ARCH_5E__)|| defined(__ARM_ARCH_5TE__) || \
45 defined(__ARM_ARCH_5TEJ__)
46# define __ARM_ARCH__ 5
47# elif defined(__ARM_ARCH_4__) || defined(__ARM_ARCH_4T__)
48# define __ARM_ARCH__ 4
49# else
50# error "unsupported ARM architecture"
51# endif
52# elif defined(__ARM_ARCH)
53# define __ARM_ARCH__ __ARM_ARCH
54# endif
55# endif
56
57# if !defined(__ARM_MAX_ARCH__)
58# define __ARM_MAX_ARCH__ __ARM_ARCH__
59# endif
60
61# if __ARM_MAX_ARCH__<__ARM_ARCH__
62# error "__ARM_MAX_ARCH__ can't be less than __ARM_ARCH__"
63# elif __ARM_MAX_ARCH__!=__ARM_ARCH__
64# if __ARM_ARCH__<7 && __ARM_MAX_ARCH__>=7 && defined(__ARMEB__)
65# error "can't build universal big-endian binary"
66# endif
67# endif
68
69# ifndef __ASSEMBLER__
70extern unsigned int OPENSSL_armcap_P;
71extern unsigned int OPENSSL_arm_midr;
72extern unsigned int OPENSSL_armv8_rsa_neonized;
73# endif
74
75# define ARMV7_NEON (1<<0)
76# define ARMV7_TICK (1<<1)
77# define ARMV8_AES (1<<2)
78# define ARMV8_SHA1 (1<<3)
79# define ARMV8_SHA256 (1<<4)
80# define ARMV8_PMULL (1<<5)
81# define ARMV8_SHA512 (1<<6)
82# define ARMV8_CPUID (1<<7)
83# define ARMV8_RNG (1<<8)
84# define ARMV8_SM3 (1<<9)
85# define ARMV8_SM4 (1<<10)
86# define ARMV8_SHA3 (1<<11)
87# define ARMV8_UNROLL8_EOR3 (1<<12)
88# define ARMV8_SVE (1<<13)
89# define ARMV8_SVE2 (1<<14)
90# define ARMV8_HAVE_SHA3_AND_WORTH_USING (1<<15)
91# define ARMV8_UNROLL12_EOR3 (1<<16)
92
93/*
94 * MIDR_EL1 system register
95 *
96 * 63___ _ ___32_31___ _ ___24_23_____20_19_____16_15__ _ __4_3_______0
97 * | | | | | | |
98 * |RES0 | Implementer | Variant | Arch | PartNum |Revision|
99 * |____ _ _____|_____ _ _____|_________|_______ _|____ _ ___|________|
100 *
101 */
102
103# define ARM_CPU_IMP_ARM 0x41
104# define HISI_CPU_IMP 0x48
105# define ARM_CPU_IMP_APPLE 0x61
106# define ARM_CPU_IMP_MICROSOFT 0x6D
107
108# define ARM_CPU_PART_CORTEX_A72 0xD08
109# define ARM_CPU_PART_N1 0xD0C
110# define ARM_CPU_PART_V1 0xD40
111# define ARM_CPU_PART_N2 0xD49
112# define HISI_CPU_PART_KP920 0xD01
113# define ARM_CPU_PART_V2 0xD4F
114
115# define APPLE_CPU_PART_M1_ICESTORM 0x022
116# define APPLE_CPU_PART_M1_FIRESTORM 0x023
117# define APPLE_CPU_PART_M1_ICESTORM_PRO 0x024
118# define APPLE_CPU_PART_M1_FIRESTORM_PRO 0x025
119# define APPLE_CPU_PART_M1_ICESTORM_MAX 0x028
120# define APPLE_CPU_PART_M1_FIRESTORM_MAX 0x029
121# define APPLE_CPU_PART_M2_BLIZZARD 0x032
122# define APPLE_CPU_PART_M2_AVALANCHE 0x033
123# define APPLE_CPU_PART_M2_BLIZZARD_PRO 0x034
124# define APPLE_CPU_PART_M2_AVALANCHE_PRO 0x035
125# define APPLE_CPU_PART_M2_BLIZZARD_MAX 0x038
126# define APPLE_CPU_PART_M2_AVALANCHE_MAX 0x039
127
128# define MICROSOFT_CPU_PART_COBALT_100 0xD49
129
130# define MIDR_PARTNUM_SHIFT 4
131# define MIDR_PARTNUM_MASK (0xfffU << MIDR_PARTNUM_SHIFT)
132# define MIDR_PARTNUM(midr) \
133 (((midr) & MIDR_PARTNUM_MASK) >> MIDR_PARTNUM_SHIFT)
134
135# define MIDR_IMPLEMENTER_SHIFT 24
136# define MIDR_IMPLEMENTER_MASK (0xffU << MIDR_IMPLEMENTER_SHIFT)
137# define MIDR_IMPLEMENTER(midr) \
138 (((midr) & MIDR_IMPLEMENTER_MASK) >> MIDR_IMPLEMENTER_SHIFT)
139
140# define MIDR_ARCHITECTURE_SHIFT 16
141# define MIDR_ARCHITECTURE_MASK (0xfU << MIDR_ARCHITECTURE_SHIFT)
142# define MIDR_ARCHITECTURE(midr) \
143 (((midr) & MIDR_ARCHITECTURE_MASK) >> MIDR_ARCHITECTURE_SHIFT)
144
145# define MIDR_CPU_MODEL_MASK \
146 (MIDR_IMPLEMENTER_MASK | \
147 MIDR_PARTNUM_MASK | \
148 MIDR_ARCHITECTURE_MASK)
149
150# define MIDR_CPU_MODEL(imp, partnum) \
151 (((imp) << MIDR_IMPLEMENTER_SHIFT) | \
152 (0xfU << MIDR_ARCHITECTURE_SHIFT) | \
153 ((partnum) << MIDR_PARTNUM_SHIFT))
154
155# define MIDR_IS_CPU_MODEL(midr, imp, partnum) \
156 (((midr) & MIDR_CPU_MODEL_MASK) == MIDR_CPU_MODEL(imp, partnum))
157
158#if defined(__ASSEMBLER__)
159
160 /*
161 * Support macros for
162 * - Armv8.3-A Pointer Authentication and
163 * - Armv8.5-A Branch Target Identification
164 * features which require emitting a .note.gnu.property section with the
165 * appropriate architecture-dependent feature bits set.
166 * Read more: "ELF for the Arm® 64-bit Architecture"
167 */
168
169# if defined(__ARM_FEATURE_BTI_DEFAULT) && __ARM_FEATURE_BTI_DEFAULT == 1
170# define GNU_PROPERTY_AARCH64_BTI (1 << 0) /* Has Branch Target Identification */
171# define AARCH64_VALID_CALL_TARGET hint #34 /* BTI 'c' */
172# else
173# define GNU_PROPERTY_AARCH64_BTI 0 /* No Branch Target Identification */
174# define AARCH64_VALID_CALL_TARGET
175# endif
176
177# if defined(__ARM_FEATURE_PAC_DEFAULT) && \
178 (__ARM_FEATURE_PAC_DEFAULT & 1) == 1 /* Signed with A-key */
179# define GNU_PROPERTY_AARCH64_POINTER_AUTH \
180 (1 << 1) /* Has Pointer Authentication */
181# define AARCH64_SIGN_LINK_REGISTER hint #25 /* PACIASP */
182# define AARCH64_VALIDATE_LINK_REGISTER hint #29 /* AUTIASP */
183# elif defined(__ARM_FEATURE_PAC_DEFAULT) && \
184 (__ARM_FEATURE_PAC_DEFAULT & 2) == 2 /* Signed with B-key */
185# define GNU_PROPERTY_AARCH64_POINTER_AUTH \
186 (1 << 1) /* Has Pointer Authentication */
187# define AARCH64_SIGN_LINK_REGISTER hint #27 /* PACIBSP */
188# define AARCH64_VALIDATE_LINK_REGISTER hint #31 /* AUTIBSP */
189# else
190# define GNU_PROPERTY_AARCH64_POINTER_AUTH 0 /* No Pointer Authentication */
191# if GNU_PROPERTY_AARCH64_BTI != 0
192# define AARCH64_SIGN_LINK_REGISTER AARCH64_VALID_CALL_TARGET
193# else
194# define AARCH64_SIGN_LINK_REGISTER
195# endif
196# define AARCH64_VALIDATE_LINK_REGISTER
197# endif
198
199# if GNU_PROPERTY_AARCH64_POINTER_AUTH != 0 || GNU_PROPERTY_AARCH64_BTI != 0
200 .pushsection .note.gnu.property, "a";
201 .balign 8;
202 .long 4;
203 .long 0x10;
204 .long 0x5;
205 .asciz "GNU";
206 .long 0xc0000000; /* GNU_PROPERTY_AARCH64_FEATURE_1_AND */
207 .long 4;
208 .long (GNU_PROPERTY_AARCH64_POINTER_AUTH | GNU_PROPERTY_AARCH64_BTI);
209 .long 0;
210 .popsection;
211# endif
212
213# endif /* defined __ASSEMBLER__ */
214
215# define IS_CPU_SUPPORT_UNROLL8_EOR3() \
216 (OPENSSL_armcap_P & ARMV8_UNROLL8_EOR3)
217
218#endif
Note: See TracBrowser for help on using the repository browser.

© 2025 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette